Abstract-The communication infrastructure is one of the important components of a multicore system along with the computing cores and memories. A good interconnect design plays a key role in improving the performance of such systems. In this paper, we introduce a hybrid communication infrastructure using both the standard bus and our area-efficient and delay-optimized network on chip for heterogeneous multicore systems, especially hardware accelerator systems. An adaptive data communication-based mapping for reconfigurable hardware accelerators is proposed to obtain a low overhead and latency interconnect. Experimental results show that the proposed communication infrastructure and the adaptive data communicationbased mapping achieves a speed-up of 2.4× with respect to a similar system using only a bus as interconnect. Moreover, our proposed system achieves a reduction of energy consumption of 56% compared to the original system.
In this section, an overview on existing heterogeneous multicore architectures, addressed by the proposed interconnect concept, is introduced. The Molen architecture [3] is a heterogeneous, shared memory system for software/hardware co-design. It combines one General Purpose Processor (GPP) with one or more dynamically reconfigurable Custom Computing Unit(s) (CCUs), so that the GPP can use them as a reconfigurable coprocessor. Each CCU has its own local memory which stores the data to be processed by the CCU. Data can be exchanged directly between the GPP and a CCU by using exchange registers through an on-chip standard bus. Alternatively the CCU can exchange data with the external memory using a centralized DMA controller. So the limitation of this architecture is that all CCUs and the GPP share one bus for accessing the external memory.
The MORPHEUS architecture [4] has an ARM9 embedded RISC processor taking care for the control flow and synchronization, and three heterogeneous reconfigurable engines (HREs) for accelerating application kernels. The control infrastructure is done via an AMBA AHB bus which connects HREs and the ARM9 processor. The control flow is also performed via exchange registers. An exotic Spidergon NoC is used to transfer data among HREs, main memory and off-chip memory. The data transfers via the NoC may be triggered by a Direct Network Access (DNA) hardware module.
A Warp processor [5] consists of a GPP, an on-chip profiler, an on-chip computer aid design module (CAD) and a warporiented FPGA (w-FPGA). The GPP executes the software part of an application while the critical software regions are synthesized and mapped onto the w-FPGA. The selection, synthesis and mapping are done automatically by the profiler and the CAD module. The w-FPGA and the processor share the main data cache by using a mutually exclusive execution model. The main process, CAD module and the w-FPGA are connected together through an on-chip standard bus.
LegUp [6] is an open source high-level synthesis tool for FPGA-based processor/accelerators systems. The target system contains a processor connecting with custom hardware accelerators through a standard on-chip bus interface. In the current version a shared memory architecture is used for exchanging variables between the processor and the accelerators. The shared memory uses an on-FPGA data cache and off-chip memory.
III. OVERVIEW AND CONCEPT
Bus and NoC are two interconnect architectures for System on Chip. Compared to the NoC architecture, the bus architecture has 978-3-9815370-0-0/DATE13/ c 2013 EDAA some certain advantages such as being directly compatible with most available IPs including GPP [7] . However, the competition of the connected modules to access the bus introduces arbitrary latencies. Meanwhile, the NoC architecture is emerging as a high level interconnect solution ensuring parallelism and high performance while issues such as latency and high area cost need to be addressed. Most heterogeneous architectures introduced in Section II use only a bus as interconnect (as depicted in Figure 1(a) ). In this work, we use both the NoC and the bus as interconnect between computing cores to make use of the advantages both types provide. The NoC is used to transfer data from one hardware accelerator to another while the bus is used to exchange control parameters as well as data between the GPP and the hardware accelerators. Figure 1 (b) depicts the concept system. In this architecture, we assume each hardware accelerator has its own local memory to improve the performance. Using only the NoC as interconnect is an alternative solution. However, this solution will be incurred a higher hardware overhead for the network interface at the GPP and higher delay in the communication between the GPP and the local memory compared to the bus. with the GPP. However, the more hardware accelerators are connected to the NoC, the more routers and network interfaces (NIs) are needed. This way of connecting will cause high area overhead. Therefore, an adaptive low area overhead and low latency strategy for mapping hardware accelerators and local memories to the NoC routers and the bus is an essential demand.
In the literature, most mapping research focuses on mapping heterogeneous computing cores to a NoC only [9] . We introduce a new adaptive data communication-based mapping to map the hardware accelerators to our hybrid communication infrastructure. Another difference of our approach compared to other work is that we take the actual data transferred between cores into account instead of using static information such as task graphs.
IV. COMMUNICATIONS INFRASTRUCTURE
The proposed hybrid interconnect consists of a low overhead NoC and a on chip bus. Both communication infrastructures are discussed in the following A Network on Chip (NoC) typically comprises routers, which are connected to each other, as well as network interfaces (NIs) which represent interface components attached to the NoC. In the following sections our area-efficient, delay-optimized NoC called liteNoC and its network interface are explained. A. Router liteNoC is a packet switching meshed NoC using wormhole flow control [10] and XY-routing. Packets are divided into a header, body and a tail flits of equal size. The buffers are located at the input ports. A header flit arriving at the input port triggers a routing and reservation of the output port. After reservation is finished, the flits of the packet can be transmitted, if a buffer slot is available in the neighboring router. A credit based flow control mechanism is implemented for buffer management. There are two ways to map the connections: static and adaptive mapping. In the simple static mapping strategy, all hardware accelerators are connected to the NoC routers. All the local memories are also connected to the bus to communicate with the GPP. However, this way of connecting will cause high area overhead due to more routers are required. In the literature, most mapping research focuses on mapping heterogeneous computing cores to a NoC only [8] . We introduce a new adaptive data communicationbased mapping to map the hardware accelerators to our hybrid communication infrastructure. Another difference of our approach compared to other work is that we take the actual data transferred between cores into account instead of using static information such as task graphs.
The proposed hybrid interconnect consists of a low overhead NoC and a on chip bus. A NoC typically comprises routers, which are connected to each other, as well as network interfaces (NIs) which represent interface components attached to the NoC. In the following sections our area-efficient, delay-optimized NoC is called liteNoC and its infrastructure is explained.
A. Router liteNoC is a packet switching meshed NoC using wormhole flow control [9] and XY-routing. Packets are divided into a header, body and a tail flit of equal size. The buffers are located at the input ports. A header flit arriving at the input port triggers a routing and reservation of the output port. After reservation is finished, the flits of the packet can be transmitted, if a buffer slot is available in the neighboring router. A credit based flow control mechanism is implemented for buffer management.
The liteNoC router is optimized to decrease transmission delay, reducing the disadvantage of NoCs compared to buses. When a header flit arrives at the input buffer, the reservation of the output port can be performed in only one cycle. Once the reservation is performed, a flit available in the buffer is forwarded in one cycle to the buffer of the next router. Due to the used credit based flow control, no wait cycles are required between transmission of flits of the same packet. The minimum latency in clock cycles to transfer a packet is calculated by:
where H is the number of hops and S the packet size.
Since we claimed to have a light weight NoC FPGA implementation with low delay, we compared the performance and resource utilization of liteNoC to two other packet switching router designs with XY-routing which claim to be light weight for FPGA implementation: HERMES [10] and LiPaR [11] . For a fair comparison we synthesized different versions of the NoCs using the FPGA devices and parameters of the results presented for HERMES and LiPaR in [10] and [11] . Table I shows the comparison to the HERMES NoC. A 2x2 meshed NoC with flit size of 8bit and a buffer size of 8 slots was used. For a moderate clock frequency of 80MHz liteNoC outperforms HERMES in all aspects. Once the clock frequency is tuned to 135MHz, liteNoC resource utilization is slightly higher compared to HERMES.
LiPaR is another NoC which is optimized for an efficient FPGA implementation. In [11] synthesis results of a standalone LiPaR router are presented. These results are also summarized in Table I as well as the results of a liteNoC router with equal parameters (flit size 8bit, buffer size 16 slots) synthesized for the same Xilinx XC2VP30 device. For a standalone router LiPaR outnumbers the liteNoC router resource utilization. liteNoC outperforms LiPaR regarding latency as well as clock frequency an has thus a much better performance and throughput. Additional synthesis results presented in [11] show that liteNoC outnumbers LiPaR in terms of slice utilization for a 2x2 NoC.
B. Network interface
Depending on the communication topology between hardware accelerators of a specific application, the output of one hardware accelerator can be sent to the local memory of another hardware accelerator through the NoC or be written back to its local memory. The NI attaching the hardware accelerator to the NoC can decide by analyzing the memory addresses of incoming requests, weather data are forwarded to the local memory or transmitted to another node via the NoC. Therefore, the local memory of each accelerator is also connected to the NoC. This NI connecting the memory decodes the flits from the NoC into a data part and an address part used as input signals for the memory.
C. Bus-based interconnect
The second part of the hybrid interconnect is an on chip bus used for the communication between the GPP and the hardware accelerators. The communication intends to send controls from the GPP to the hardware accelerators and exchange data. The GPP uses the bus to transfer data between the main memory and the local memory of the hardware accelerators. It is also used to connect peripherals using standard bus interfaces. Data exchange between the GPP and the hardware accelerators use the bus, while data exchange among the hardware accelerators is performed by the NoC.
V. ADAPTIVE DATA COMMUNICATION-BASED MAPPING In this section, an adaptive data communication-based mapping strategy for the hybrid communication infrastructure is proposed. The communication topology among functions in the application decides whether a hardware accelerator and its local memory is connected to the bus only or the NoC only or to both. We use the QUAD [12] open source toolset to analyze the data exchange inside the application and generate the data communication graph.
There are three different cases in which the hardware accelerator receives data: 1) from other hardware accelerators only (C 1 ); 2) from the GPP only (C 2 ); and 3) from both (C 3 ). Similarly, there are three different cases in which the hardware accelerator sends data: 1) to other hardware accelerators only (P 1 ); 2) to the GPP only (P 2 ); and 3) to both (P 3 ).
There are two options for the connection between the hardware accelerator and the NoC: 1) either the hardware accelerator is not connected with the NoC (H 1 ) or 2) it is connected with the NoC (H 2 ). Similarly, there are three options for the connection of the local memory with the bus and the NoC: 1) the local memory is connected only to the bus (M 1 ); 2) or to the NoC (M 2 ); or 3) it is connected to both (M 3 ).
The proposed adaptive data communication-based mapping is shown in Equation 2 which decides the interconnect for a hardware accelerator and its local memory based on the communication of the hardware accelerator and other components (the GPP and other hardware accelerators).
where the Communication = {C 1 , C 2 , C 3 } × {P 1 , P 2 , P 3 } and the Interconnect = {H 1 , H 2 } × {M 1 , M 2 , M 3 }. Table II shows the mapping of the communication topology to the interconnect topology. The interconnect value {H 1 , M 2 } is not feasible as the result of the hardware accelerator will be inaccessible by any other function. 
VI. EXPERIMENTS A. Setup A Xilinx ML510 [13] board containing a XC5VFX130T-FF1738 FPGA device is used to setup our experiments. First the experimental applications are executed on the hardwired PowerPC at 400MHz to get the software execution time. We then implement the applications with the Molen platform (depicted in Figure 1(a) ) in which the hardware accelerators (executed at 100MHz) are mapped onto reconfigurable area and the PowerPC is used as the GPP. Due to the hardware limitation, at most 5 CCUs are accelerated with the Molen. Finally, the applications are implemented with the Molen platform using the proposed communication infrastructure with both the bus and the NoC (called Molen with NoC). A Xilinx PLB bus and the 3 × 2 liteNoC (run at 100MHz) are used as the hybrid communication infrastructure as shown in Figure 1(b) .
Four applications are used for the experiments. Here, we present the detail of the Canny edge detection application [14] . The 4 most computationally intensive functions of the Canny application are chosen to be accelerated on the hardware accelerators. The application is analyzed by the QUAD tool to extract the data communication graph (as depicted in Figure 2 ). Accelerated functions have a "hw " prefix. All other functions are executed on the GPP.
According to the graph, hw gaussian smooth consumes data from the GPP and sends data to another hardware accelerator; it is classified to {C 2 , P 1 }. Following Table II , the communication case {C 2 , P 1 } is mapped onto the interconnect case {H 2 , M 1 }; i.e. the corresponding hardware accelerator for this function is connected to the NoC via the NI while its local memory is connected with the bus. The connections of the hardware accelerators of other functions are deduced in a similar way (see Figure 2) .
We performed the experiment with the BRAM as the local memories of the hardware accelerators. Each BRAM has only two ports while local memories of the hardware accelerators for functions hw magnitude x y and hw non max supp are accessed by three different components (the bus, the NoC and the accelerator). Therefore, a simple multiplexer is used. 
B. Results
Besides the Canny application, we performed the experiment with three other applications: the jpeg decoder from PowerStone benchmark [15] , KLT feature tracker [16] and Fluid simulation [17] . The computation time and the communication time were measured for each hardware accelerator. In addition, the total execution time of the applications on the software, the original Molen, and the Molen with NoC were analyzed to compare the overall speed-up. Table III Table V gives a comparison of hardware resource utilization for the mapping using the proposed adaptive data communicationbased and the static mapping in which all hardware accelerators and their local memories are connected to the NoC. The comparison takes the number of LUTs and registers used for the NIs and the multiplexers into consideration. The adaptive data communicationbased mapping takes less resources than the static mapping. The proposed adaptive mapping saved up to 66.7% LUTs and registers compared to the static mapping. VII. CONCLUSION In this paper, we presented a hybrid communication infrastructure that includes a standard bus system and a newly proposed areaefficient, delay-optimized NoC for accelerating heterogeneous architectures, especially for hardware accelerator systems. The bus is used for data exchange between the GPP and the hardware accelerators while data exchange among the hardware accelerators is performed by the NoC. According to the proposed hybrid communication infrastructure, a new adaptive data communicationbased mapping strategy is introduced to map the reconfigurable hardware accelerators to the communication infrastructure. We investigated the proposed approach using the Molen architecture. 
